
Lime Microsystems Limited

Surrey Tech Centre
Occam Road
The Surrey Research Park
Guildford, Surrey GU2 7YG
United Kingdom



Tel: +44 (0) 1483 685 063
Fax: +44 (0) 1428 656 662
e-mail: enquiries@limemicro.com

Stream protocol

Document version: 01
Document revision: 00
Last modified: 12/07/2017 17:51:00

Contents

1. Packet structure	4
1.1 Streaming configuration	5
1.1.1 12 bit compressed samples	7
1.1.2 16 bit compressed samples	7

Revision History

Version 01r00

Released: 23 Nov, 2015

Initial version.

Version 02r00

Released: 13 Jan, 2016

Updated FPGA registers map. Fixed bits indexes in samples data structures.

Version 03r00

Released: 28 Jan, 2016

Changed packet header byte indexes.

Version 04r00

Released: 17 Feb, 2016

Added timestamp resetting, timestamp synchronization individually for each packet.

Version 05r00

Released: 9 May, 2016

Updated FPGA registers map.

Version 06r00

Released: 12 July, 2017

Updated FPGA registers map for LimeSRD-USB 1v4 board.

1

Packet structure

Total packet size is 4096 bytes. It consists of two main parts: header and payload as described in Table 1. Header contains receiver and transmitter status flags and packet timestamp. Timestamp is a 64 bit samples counter used to synchronize received and transmitted signals. The counter is being incremented with each sample after Receiver is enabled. Timestamp can be reset to 0, by using SMPL_NR_CLR bit, packets streaming should be disabled when resetting timestamp. Payload contains RF samples data, the data format and ordering depends on number of active channels and each sample bit count.

Table 1 Packet structure

Byte index	Bits	Description
Header		
0	15-2	Reserved
	4	Disable timestamp synchronization for this packet. Gets OR'ed with SPI SYNCH_DIS 0 – synchronize packet transmitting with timestamp (For transmitting only) 1– ignore timestamp, transmit as soon as possible. Prior synchronized packets existing in FIFO can delay transmitting of unsynchronized packet.
	3	Tx packet dropped: 0 - Tx is working normally 1 - Tx received packet with obsolete timestamp
	2-0	FPGA Rx FIFO fill status: 0– from 0% to 12.5% 1 – from 12.5% to 25% 2 – from 25% to 37.5% 3 – from 37.5% to 50% 4 – from 50% to 62.5% 5 – from 62.5% to 75% 6 – from 75% to 87.5% 7 – from 87.5% to 100%
1-7	15-0	Reserved
8-15	15-0	Timestamp: 64 bit samples counter, stored in Big endian format When Receiving: timestamp when the first sample in payload was received When Transmitting: timestamp when the first sample in payload should be transmitted
Payload		
16-4095	15-0	RF samples data: Samples format and ordering depends on streaming configuration

1.1 Streaming configuration

Streaming configuration should be set before initiating data streaming. Protocol configuration is set by writing to board SPI registers. DNU - Do not use (register bit unsupported in device)

Table 2 Configuration registers

Address	Def. value	Bits	Name	Description	LimeSRD-USB 1v4
0x0000		15-0	Board ID		000E
0x0001		15-0	GW version		
0x0002		15-0	GW revision		
0x0003		15-7	Reserved		
		6-4	BOM_VER		
		3-0	HW_VER		
0x0004	0000	15-0	Reserved		
0x0005	0000	15-0	DRCT_CLK_EN	Each bit enables clock to be direct clock source: 1 - enabled, 0 - disabled [n] - nth clock [1] - Second clock [0] - First clock	RX clk TX clk
0x0006	0000	15-0	Reserved		
0x0007	0003	15-0	CH_EN	MIMO Channel enables each bit means: 1- enabled, 0-disabled [n] - nth channel [1] - channel 1 [0] - channel 0	
0x0008	0102	15-11	Reserved		
		10	DLB_EN		DNU
		9	SYNCH_DIS	Packets synchronization using timestamps: 0 - Enabled 1 - Disabled	
		8	MIMO_INT_EN	MIMO mode: 0 - Disabled 1 - Enabled	
		7	TRIQ_PULSE	TRXIQ_pulse mode: 0 - OFF 1 - ON	DNU
		6	DDR_EN	DIQ interface mode: 0 - SDR 1 - DDR	DNU
		5	MODE	Limelight port mode: 0 - TRXIQ 1 - JESD207	DNU

Address	Def. value	Bits	Name	Description	LimeSRD-USB 1v4
		4-2	Reserved		
		1-0	SMPL_WIDTH	Interface sample width selection: "10" - 12bit, "01" - 14bit, "00" - 16bit	
0x0009	0003	15-2	Reserved		
		1	TXPCT_LOSS_CLR	TX packets dropping flag clear: 0 - Normal operation 1 - Rising edge clears flag	
		0	SMPL_NR_CLR	Reset_timestamp: Rx and Tx should be stopped when resetting 1 - Timestamp is cleared 0 - Normal operation	
0x000A	0000	15-10	Reserved		
		9	TX_PTRN_EN	Test pattern on TX: 0 - Disabled 1 - Enabled	
		8	RX_PTRN_EN	Test pattern on RX: 0 - Disabled 1 - Enabled	DNU
		7-2	Reserved		
		1	TX_EN	TX chain: 0 - Disabled 1 - Enabled	
		0	RX_EN	RX chain: 0 - Disabled 1 - Enabled	

1.1.1 12 bit compressed samples

When using 12 bit compressed samples configuration the packet payload has the following structure. Bytes are indexed from payload start.

Table 3 Samples data structure

Byte index	Bits	Description
0	7-0	ch0_I0 [7:0]
1	7-4 3-0	ch0_Q0[3:0] ch0_I0 [11:8]
2	7-0	ch0_Q0[11:4]
3	7-0	ch1_I1 [7:0]
4	7-4 3-0	ch1_Q1[3:0] ch1_I1 [11:8]
5	7-0	ch1_Q1[11:4]
...

1.1.2 16 bit compressed samples

When using 16 bit compressed samples configuration the packet payload has the following structure. Bytes are indexed from payload start.

Table 4 Samples data structure

Byte index	Bits	Description
0	7-0	ch0_I0 [7:0]
1	7-0	ch0_I0 [15:8]
2	7-0	ch0_Q0[7:0]
3	7-0	ch0_Q0[15:0]
4	7-0	ch1_I1[7:0]
5	7-0	ch1_I1[15:8]
6	7-0	ch1_Q1[7:0]
7	7-0	ch1_Q1[15:8]
...