Introduction
Formal verification is widely used in hardware
verification
Errors found late in the production cycle are
more expensive to correct in hardware than in
software
In safety-critical software systems correctness
requirements warrant formal verification
Emphasis on design processes that already
employ formal methods